

USN :

J.N.N COLLEGE OF ENGINEERING, SHIVAMOGGA
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

II-INTERNAL ASSESSMENT

Semester: 4-CBCS**Subject:** Microcontroller (18EC46)**Faculty:** Dr. S. V. Sathyanarayana, Dr.S Pramod Kumar**Date:** 8 August 2022**Time:** 03:00PM-04:30PM**Max Marks:** 50

Q. No	Answer Any 2 Question(s)	Marks	CO	BTL
1	a With a neat diagram, explain the sequence of events of PUSH,POP, ACALL and RET instructions.	7	CO1	L2
	b Write an ALP to convert 8-bit binary number to BCD number.	8	CO2	L3
	c Find the value to be stored in register TH1 to get a delay of 100µs with XTAL frequency is 11.0592MHz. Write a program to generate this delay using Timer in Mode 2.	10	CO3	L3
OR				
2	a Explain the bit contents of TCON and TMOD registers.	7	CO1	L2
	b Write an ALP to convert a packed BCD number into two ASCII numbers. Store the result in R5 and R6 respectively.	8	CO2	L3
	c Write an ALP to generate square wave a frequency of 100 KHz on pin P1.1. Assume crystal frequency, XTAL=12MHz. Use timer 1 in Mode 1.	10	CO3	L3
3	a Show the stack contents, SP contents and contents of register affected after each step of the following sequence of operations MOV SP,#70h MOV R5,#30h MOV A,#44h ADD A,R5 MOV R4,A PUSH 4 PUSH 5 POP 4	7	CO2	L3
	b With a diagram explain the different steps in programming timer 0 in mode 1.	8	CO3	L3
	c Write an ALP to read the status of switch S connected to P1.2 if it is in the on-condition turn on the LED connected P2.2, otherwise turn off LED connected P2.2	10	CO3	L3
OR				
4	a Use subroutine to find the factorial of a number stored in memory location 45h. Assume that the number is stored in memory location ≤5.	7	CO2	L3
	b With a diagram explain the different steps of timer mode 2 programming.	8	CO3	L3
	c Write an ALP to generate a rectangular wave with ON time of 3ms and an OFF time of 10ms on all pins of port 0. Assume XTAL of 22MHz. Use timer 0 in mode 1.	10	CO3	L3

APPROVED

4/8/22
Chairman/Member
Question Paper Scrutiny Committee
Embedded, VLSI & Programming Stream
Dept. of E & C, JNNCE, Shivamogga.

4.8.22
Head of the Department
Electronics and Communication
J.N.N. College of Engineering
SHIMOGA-577 204.




Scheme & Solutions

Q.NO	Solutions	Marks							
1.a.	<p>PUSH POP</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <table border="1" style="border-collapse: collapse; text-align: center;"> <tr><td>SP+2</td></tr> <tr><td>SP+1</td></tr> <tr><td>SP</td></tr> </table> ↑ <table border="1" style="border-collapse: collapse; text-align: center;"> <tr><td>SP</td></tr> <tr><td>SP-1</td></tr> <tr><td>SP-2</td></tr> </table> ↓ 3M </div> <div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>ACALL</p> <p>PC = PC + 2</p> <p>SP = SP + 1</p> <p>(SP) = PC₇₋₀</p> <p>SP = SP + 1</p> <p>(SP) = PC₁₅₋₈</p> <p>PC₁₀₋₀ = A₁₀₋₀</p> </div> <div style="width: 45%;"> <p>RET</p> <p>RET</p> <p>PC₁₅₋₈ = (SP)</p> <p>SP = SP - 1 4M</p> <p>PC₇₋₀ = (SP)</p> <p>SP = SP - 1</p> </div> </div>	SP+2	SP+1	SP	SP	SP-1	SP-2	7M	
SP+2									
SP+1									
SP									
SP									
SP-1									
SP-2									
1.b.	<table border="1" style="border-collapse: collapse; width: 100%;"> <tr> <td style="padding: 5px;"> MOV A,30 MOV B,#64H DIV AB MOV 32,A MOV A,B MOV B,#0AH DIV AB SWAP A ADD A,B MOV 31,A LCALL 03 </td> <td style="padding: 5px; vertical-align: middle;"> <div style="font-size: 2em;">}</div> <div style="font-size: 2em;">}</div> <div style="font-size: 2em;">}</div> </td> <td style="padding: 5px;"> <div style="font-size: 1.2em;">divide number by 64h to get the 100th place of result store in location 32.</div> <div style="font-size: 1.2em;">divide remainder of last division by 0Ah to find no. of 10s and units.</div> <div style="font-size: 1.2em;">concatenate 10s & units, put it in location 31h.</div> <div style="font-size: 1.2em;">; termination of program.</div> </td> </tr> </table> <div style="display: flex; justify-content: space-around; align-items: center;"> 4M 2M <table border="1" style="border-collapse: collapse; text-align: center;"> <tr> <th style="padding: 2px;">Before Execution:</th> <th style="padding: 2px;">After Execution</th> </tr> <tr> <td style="padding: 2px;">30: 7Fh</td> <td style="padding: 2px;">31:27 32:01</td> </tr> </table> </div>	MOV A,30 MOV B,#64H DIV AB MOV 32,A MOV A,B MOV B,#0AH DIV AB SWAP A ADD A,B MOV 31,A LCALL 03	<div style="font-size: 2em;">}</div> <div style="font-size: 2em;">}</div> <div style="font-size: 2em;">}</div>	<div style="font-size: 1.2em;">divide number by 64h to get the 100th place of result store in location 32.</div> <div style="font-size: 1.2em;">divide remainder of last division by 0Ah to find no. of 10s and units.</div> <div style="font-size: 1.2em;">concatenate 10s & units, put it in location 31h.</div> <div style="font-size: 1.2em;">; termination of program.</div>	Before Execution:	After Execution	30: 7Fh	31:27 32:01	8M
MOV A,30 MOV B,#64H DIV AB MOV 32,A MOV A,B MOV B,#0AH DIV AB SWAP A ADD A,B MOV 31,A LCALL 03	<div style="font-size: 2em;">}</div> <div style="font-size: 2em;">}</div> <div style="font-size: 2em;">}</div>	<div style="font-size: 1.2em;">divide number by 64h to get the 100th place of result store in location 32.</div> <div style="font-size: 1.2em;">divide remainder of last division by 0Ah to find no. of 10s and units.</div> <div style="font-size: 1.2em;">concatenate 10s & units, put it in location 31h.</div> <div style="font-size: 1.2em;">; termination of program.</div>							
Before Execution:	After Execution								
30: 7Fh	31:27 32:01								
1.c.	<p>To generate a delay of 100μs: $\frac{100\mu s}{1.085\mu s} = 92$</p> <p>256 - 92 = 164 = A4H</p> <p>TH1=A4H 4M</p> <p>MOV TMOD,#20H MOV TH1,#0A4H SETB TR1</p> <p>Here: JNB TF1,Here 6M</p> <p>CLR TR1 CLR TF1 END</p>	10M							


2.a.

TCON



3M

TMOD



4M

		M1	M0	Operating Mode
GATE	gating control when set. Timer/Counter "x" is enabled only while "INTx" pin is high and "TRx" control bit is set. When cleared Timer "x" is enabled whenever "TRx" control bit is set.	0	0	8-bit Timer/Counter "THx" with "TLx" 5-bit prescaler.
C/T	Timer or Counter selector cleared for Timer operation (input from internal system clock). Set for Counter operation (input from "Tx" input pin).	0	1	16-bit Timer/Counter "THx" with "TLx" are cascaded; there is no prescaler.
		1	0	8-bit auto-reload Timer/Counter "THx" holds a value which is to be reloaded into "TLx" each time it overflows.
		1	1	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits.
		1	1	(Timer 1) Timer/Counter 1 stopped.

2.b.

```
MOV A, 30 //The BCD number to be converted to ASCII
MOV R0,A
SWAP A
ACALL ASCII
ANL A,#0FH
ADD A,#30H
MOV R5,A
MOV A,R0
ANL A,#0FH
ADD A,#30H
MOV R6,A
END
```

6M

Before Execution:	After Execution
30:09	R5:30
	R6:39

2M

8M

2.c.

Frequency = 100KHz
 1 pulse = 1/100KHz = 0.01msec
 5µsec ON time and 5µsec OFF line.
 Crystal Frequency = 12MHz
 1 Machine cycle = 1µsec.
 Count = 5µsec/1µsec = 5
 Counter initial value = 65536 - 5 = 65531 = FFFB

4M

```
ORG 0000H
MOV TMOD,#10H
MOV TL1,# 0FBH
MOV TH1,# 0FFH
AGAIN: SETB TR1
HERE: JNB TF1, HERE
CPL P1.1
```

6M

10M

CLR TR1
CLR TF1
SJMP AGAIN

3.a.

MOV SP,#70H

	Address	Data
SP	70H	

1M

PUSH 4 ;R4=74H

	Address	Data
SP	71H	74H
	70H	

2M

PUSH 5 ;R5=30H

	Address	Data
SP	72H	30H
	71H	74H
	70H	

2M

7M

POP 4 ;R4=74H

	Address	Data
SP	71H	74H
	70H	

2M


3.b.

The following are the characteristics and operations of mode1:

- It is a 16-bit timer; therefore, it allows value of 0000 to FFFFH to be loaded into the timer's register TL and TH
- After TH and TL are loaded with a 16-bit initial value, the timer must be started
 - This is done by SETB TR0 for timer 0 and SETB TR1 for timer 1
- After the timer is started, it starts to count up
 - It counts up until it reaches its limit of FFFFH
- (cont')
 - When it rolls over from FFFFH to 0000, it sets high a flag bit called TF (timer flag)
 - Each timer has its own timer flag: TF0 for timer 0, and TF1 for timer 1
 - This timer flag can be monitored
 - When this timer flag is raised, one option would be to stop the timer with the instructions CLR TR0 or CLR TR1, for timer 0 and timer 1, respectively
- After the timer reaches its limit and rolls over, in order to repeat the process
 - TH and TL must be reloaded with the original value, and
 - TF must be reloaded to 0

4M

4M



3.c.

SETB P1.2 ; Make P1.1 as input

Again: JNB P1.2, LedOn ; Check SW on then P1.1=0 jump to LedOn


CLR P2.2 ; LED off for SW off then P1.1=1

SJMP Again

LedOn: SETB P2.2 ; LED on for SW on then P1.1=0

SJMP Again
END

6M



2M

10M

4.a.

```

MOV R2,45 ;number from 45D location
MOV A,45
CJNE A,#00h,NEXT1 ; if given number is 0 then result is 1.
SJMP ONE
NEXT1:CJNE A,#01h,NEXT2
SJMP ONE
NEXT2:DEC R2
CJNE R2,#01,NEXT3
SJMP LAST
NEXT3:LCALL FACT
SJMP NEXT2
ONE: MOV A,#01h
LAST: MOV 46,A ; factorial result stored in 46D location
LCALL 03
FACT: MOV B,R2
MUL AB
RET

```

1M

4M

2M

Before Execution:	After Execution
45d: 05h	46d:78h

7M


4.b.

The following are the characteristics and operations of mode 2:

1. It is an 8-bit timer; therefore, it allows only values of 00 to FFH to be loaded into the timer's register TH
2. After TH is loaded with the 8-bit value, the 8051 gives a copy of it to TL
 - Then the timer must be started
 - This is done by the instruction `SETB TR0` for timer 0 and `SETB TR1` for timer 1
3. After the timer is started, it starts to count up by incrementing the TL register
 - It counts up until it reaches its limit of FFH
 - When it rolls over from FFH to 00, it sets high the TF (timer flag)
4. When the TL register rolls from FFH to 0 and TF is set to 1, TL is reloaded automatically with the original value kept by the TH register
 - To repeat the process, we must simply clear TF and let it go without any need by the programmer to reload the original value
 - This makes mode 2 an auto-reload, in contrast with mode 1 in which the programmer has to reload TH and TL

4M

4M



8M

4.c.

```

MOV TMOD , #01H ; Timer 0 in mode 1
BACK: MOV TL0 , # 075H ; to generate the OFF time , load TL0
MOV TH0 , # 0B8H ; load OFF time value in TH0
MOV P0 , # 00H ; make port bits low
ACALL DELAY ; call delay routine


```

4M

```

MOV TL0 , # 8AH ; to generate the ON time , load TL0
MOV TH0 , # 0EAH ; load ON time value in TH0
MOV P0 , # 0FFH ; make port bits high
ACALL DELAY ; call delay
SJMP BACK ; repeat for reloading counters to get a ; continuous square wave

```



10M

ORG 300H
DELAY: SETB TR0 ; start the counter
AGAIN: JNB TF0, AGAIN ; check timer overflow
CLR TR0 ; when TF0 is set , stop the timer
CLR TF0 ; clear timer flag
RET
END ; end of file

4M

For OFF Time calculation: $10\text{ms}/0.546\mu\text{s} = 18,315$ cycle $65536 - 18315 = 47221 = \text{B875H}$

For ON Time calculation: $03\text{ms}/0.546\mu\text{s} = 5494$ cycle $65536 - 5494 = 60042 = \text{EA8AH}$

2M

APPROVED

[Signature]
Chairman Member
Question Paper & Answer Committee
Embedded, VLSI & Programming Stream
Dept. of E & C, JNNCE, Shivamogga.

[Signature]
Professor & Head
Dept. of Electronics & Communication Engg.
JNN College of Engineering
SHIVAMOGGA-577 204.

USN:

JAWAHARLAL NEHRU NATIONAL COLLEGE OF ENGINEERING, SHIVAMOGGA

DEPARTMENT OF DEPARTMENT NAME ENGINEERING

II-INTERNAL ASSESSMENT

Semester: 7-CBCS

Subject: Digital Image Processing (18EC733)

Faculty: Mr. Abhijith N & Dr. S Pramod Kumar

Date: 04 Jan 2022

Time: 10:50 AM-12:20 PM

Max Marks: 50

Q.No	Answer Any 2 Question(s)	Marks	CO	BTL																		
1	a Describe homomorphic filtering for image enhancement.	12	CO2	L2																		
	b Discuss noise models that considered for image restoration.	13	CO3	L2																		
OR																						
2	a Discuss the 7 steps used for filtering in the frequency domain. Define 2D convolution theorem.	12	CO2	L2																		
	b Describe bandreject, bandpass and notch filters used for reduction of periodic noise with equations and figures	13	CO3	L2																		
3	a Describe order-statistics filters and list its advantages.	12	CO2	L2																		
	b Justify the statement "median filter is an effective tool to minimize salt and pepper noise" using the following image segment below:	13	CO2	L3																		
	<table border="1" style="margin-left: 40px;"><tr><td>24</td><td>22</td><td>33</td><td>25</td><td>32</td><td>24</td></tr><tr><td>34</td><td>255</td><td>24</td><td>0</td><td>26</td><td>23</td></tr><tr><td>23</td><td>21</td><td>32</td><td>31</td><td>28</td><td>26</td></tr></table>	24	22	33	25	32	24	34	255	24	0	26	23	23	21	32	31	28	26			
24	22	33	25	32	24																	
34	255	24	0	26	23																	
23	21	32	31	28	26																	
OR																						
4	a Describe smoothing of images in frequency domain using i) Ideal LPF, ii) Butterworth LPF, iii) Gaussian LPF	12	CO2	L2																		
	b Describe image sharpening using frequency domain filters.	13	CO2	L2																		

Chairman/Member

Question Paper Scrutiny Committee
Communication & Signal Processing Stream
Dept. of E & C, JNCE, Shivamogga.

APPROVED

3.1.22Head of the Department,
Electronics and Communication
J.N.N. College of Engineering
SHIMOGA-577 204.



Jawaharlal Nehru National College of Engineering, Shimoga
 Department of Electronics & Communication Engineering
 VII Semester Digital Image Processing

II-Internal Assessment Date: 04th Jan, 202 Time: 10.50AM to 12.20PM Max.Marks: 50


Note: Answer all the questions

Scheme & Solutions

Q.NO	Solutions	Marks
1.a.	Explanation (6M) and Diagram (6M)	12
b.	Explanation (7M) and Diagram (6M)	13

1.a. Explanation (6M) and Diagram (6M)

$$f(x, y) = i(x, y)r(x, y)$$



b. Explanation (7M) and Diagram (6M)

Gaussian (Normal) Noise

PDF of a Gaussian random variable z : $p(z) = \frac{1}{\sqrt{2\pi}\sigma} e^{-(z-\mu)^2/2\sigma^2}$

Rayleigh Noise

$$p(z) = \begin{cases} \frac{2}{b}(z-a)e^{-(z-a)^2/b} & \text{for } z \geq a \\ 0 & \text{for } z < a \end{cases}$$

Mean: $\bar{z} = a + \sqrt{\pi b/4}$ Variance: $\sigma^2 = \frac{b(4-\pi)}{4}$

Erlang (Gamma) Noise

$$p(z) = \begin{cases} \frac{a^b}{\Gamma(b)} z^{b-1} e^{-az} & \text{for } z \geq 0 \\ 0 & \text{for } z < 0 \end{cases} \quad \begin{matrix} a > 0 \\ b \text{ positive integer} \end{matrix}$$

Mean: $\bar{z} = \frac{b}{a}$ Variance: $\sigma^2 = \frac{b}{a^2}$

Exponential Noise

$$p(z) = \begin{cases} ae^{-az} & \text{for } z \geq 0 \\ 0 & \text{for } z < 0 \end{cases} \quad a > 0$$

(cf. Erlang noise with $b=1$)

Uniform Noise


$$p(z) = \begin{cases} \frac{1}{b-a} & \text{if } a \leq z \leq b \\ 0 & \text{otherwise} \end{cases}$$

Mean: $\bar{z} = \frac{a+b}{2}$ Variance: $\sigma^2 = \frac{(b-a)^2}{12}$

Bipolar impulse noise (salt-and-pepper)


$$p(z) = \begin{cases} P_a & \text{for } z = a \\ P_b & \text{for } z = b \\ 0 & \text{otherwise} \end{cases}$$

$P_a = P_b \Rightarrow$ *unipolar* noise



2.a. Explanation (6M) and Diagram (6M)

1. Multiply the input image by $(-1)^{u+v}$ to center the transform
2. Compute $F(u, v)$
3. Multiply $F(u, v)$ by a filter function $H(u, v)$
4. Compute the inverse DFT of the result in (3)
5. Obtain the real part of (4)
6. Multiply the result in (5) by $(-1)^{u+v}$




b. Explanation (7M) and Diagram (6M)

Bandreject filters. W is the width of the band, D is the distance $D(u, v)$ from the center of the filter. D_0 is the cutoff frequency, and n is the order of the Butterworth filter. We show D instead of $D(u, v)$ to simplify the notation in the table


Ideal	Butterworth	Gaussian
$H(u, v) = \begin{cases} 0 & \text{if } D_0 - \frac{W}{2} \leq D \leq D_0 + \frac{W}{2} \\ 1 & \text{otherwise} \end{cases}$	$H(u, v) = \frac{1}{1 + \left[\frac{DW}{D^2 - D_0^2} \right]^{2n}}$	$H(u, v) = 1 - e^{-\left(\frac{D^2 - D_0^2}{DW} \right)^2}$

$$H_{BP}(u, v) = 1 - H_{BR}(u, v)$$



$$H_{NP}(u, v) = 1 - H_{NR}(u, v)$$

$$H_{NR}(u, v) = \prod_{k=1}^n \left[\frac{1}{1 + [D_{0k}/D_k(u, v)]^{2n}} \right] \left[\frac{1}{1 + [D_{0k}/D_{-k}(u, v)]^{2n}} \right]$$



3.a. Explanation (6M) and advantages (6M)

12

- Median filter
 - Good for unipolar or bipolar impulse noise, long-tailed noise
- Max filter
 - Finds the brightest points; useful for dark impulse noise
- Min filter
 - Finds the darkest points; useful for light impulse noise
- Midpoint filter
 - Useful for short-tailed noise
- Alpha-trimmed mean filter
 - Sort the pixels in S_{xy} and delete the first $d/2$ and the last $d/2$; let S'_{xy} be the set of the remaining pixels. The output is:
 - Good for mixed short- and long-tailed noise

$$\hat{f}(x, y) = \text{median}\{g(s, t)\}_{(s, t) \in S_{xy}}$$

$$\hat{f}(x, y) = \max\{g(s, t)\}_{(s, t) \in S_{xy}}$$


$$\hat{f}(x, y) = \min\{g(s, t)\}_{(s, t) \in S_{xy}}$$

$$\hat{f}(x, y) = \left(\max\{g(s, t)\}_{(s, t) \in S_{xy}} + \min\{g(s, t)\}_{(s, t) \in S_{xy}} \right) / 2$$

$$\hat{f}(x, y) = \frac{1}{mn - d} \sum_{(s, t) \in S'_{xy}} g(s, t)$$

b.

24	22	33	25	32	24
34	255	24	0	26	23
23	21	32	31	28	26



24	22	33	25	32	24
34	24	25	28	26	23
23	21	32	31	28	26

13

Resultant set (10M) and justification (3M)

- Median filter
 - Good for unipolar or bipolar impulse noise, long-tailed noise

4.a.

Explanation (6M) and diagram (6M)

12

Lowpass filters. D_0 is the cutoff frequency and n is the order of the Butterworth filter.

Ideal	Butterworth	Gaussian
$H(u, v) = \begin{cases} 1 & \text{if } D(u, v) \leq D_0 \\ 0 & \text{if } D(u, v) > D_0 \end{cases}$	$H(u, v) = \frac{1}{1 + [D(u, v)/D_0]^{2n}}$	$H(u, v) = e^{-D^2(u, v)/2D_0^2}$




FIGURE 4.10 Frequency response of an ideal lowpass filter. (a) 2D plot of the filter response. (b) Filter radius of radius R in the image. (c) Filter radius of radius R in the image.




FIGURE 4.14 Frequency response of a Butterworth lowpass filter. (a) 2D plot of the filter response. (b) Filter radius of radius R in the image. (c) Filter radius of radius R in the image.




FIGURE 4.17 Frequency response of a Gaussian lowpass filter. (a) 2D plot of the filter response. (b) Filter radius of radius R in the image. (c) Filter radius of radius R in the image.




FIGURE 4.27 Frequency response of a typical ideal highpass filter. (a) 2D plot of the filter response. (b) Filter radius of radius R in the image. (c) Filter radius of radius R in the image.

b. Explanation (7M) and diagram (6M)

13

$$H_{hp}(u, v) = 1 - H_{lp}(u, v)$$

APPROVED
 Chairman/Member
 Question Paper Scrutiny Committee
 Communication & Signal Processing Stream
 of E & C, JNCE, Shivamogga



National Education Society (R.)

J N N College of Engineering, Shivamogga

(Approved by AICTE, New Delhi, Certified by UGC 2f & 12B, Accredited by NAAC - 'B',
UG programs: CE, ME, EEE, ECE, CSE, ISE, TCE, accredited by NBA: 1.7.2019 to 30.6.2022,
Recognized by Govt. of Karnataka and Affiliated to VTU, Belagavi)



Department of Electronics & Communication Engineering

11.3.2021

Proceedings of the Department Academic Advisory Committee held on 10.3.2021 at 10.30AM in AD meeting hall. Also, the meeting was organized in blended mode through Google Meet application.

Members Present

Sl.No	Name	Remarks
1	Dr. P Manjunatha Chairman	Attended physically
2	Dr. S V Sathyanarayana Convener	
3	Dr. K V Suresh Prof. Dept of ECE, SIT Tumkuru	
4	Dr. Madhavi M Assoc Professor, Dept of ECE, PESITEM, Shivamogga	
5	Vekatesh J S (Industry Personal)	Connected Online
6	Naveen K H (Industry Personal)	Connected Online
7	Syed Salman (Member - Alumni)	Connected Online
8	Ranjitha H V (Alumni /Industry Personnel)	Connected Online
9	Shreepada Adiga Student 8 th Semester	Attended physically
10	Brunda R V Student 6 th Semester	
11.	Faculty Members of ECE Dept.	Attended physically

Agenda:

1. Initial Remarks by Dean Academics
2. Brief Overview of the department by HoD
3. Review of NBA Visit observations
4. Academic results
5. Students Placements
6. Quality improvement initiatives
7. Suggestions by the members



Agenda Point 1: Initial Remarks by Dean Academics

Dr P Manjunatha, dean Academics welcomed the members of the meeting and placed the agenda which was circulated already. In his opening remarks he informed that NBA visit was completed during October 2019 and mentioned that due to Covid Pandemic the interactions could not be arranged during the year 2020. He requested the members to go through the observations of NBA expert committee and suggest the improvements.

Agenda Point 2: Brief Overview of the department by HoD

Dr SV Sathyanarayana, HOD, Department of ECE, presented about the updates of the department. The presentation was made detailing about the activities of the department and the improvements post NBA visit.

Agenda Point 3: Review of the NBA visit observations

HoD and the NBA coordinators presented the NBA observations report. There was brainstorming about the improvements that could be made. The following observations were addressed and discussed:

A. Deficiencies:

- a. **Few Quality Publications:** This deficiency aspect was discussed in length and all the faculty research scholars and the research guides were informed to work towards quality research by systematic planning and rearranging of academic time table & communicate their work to indexed journals. The members informed that the statistics of the publications would be reported in the next meeting.
- b. **No consultancy:** Members informed to make use of the available contacts and MoUs to improve the consultancy. HoD informed about the current consultancy status and the third party inspection of the Electronics Equipments and the Computer peripherals of the Govt./ Semi Govt./ Quasi Govt. Agencies.
- c. **No Industry Supported Lab:** HoD reported the details of MoU with Tequed labs and the subsequent interactions and informed that the Industry Supported Lab would be established during Last week of June 2022. Members appreciated the efforts made by the department.
- d. **No adjunct faculty provision:** HoD discussed the possibility of identifying the Adjunct faculty and details of the discussions made in the IQAC meeting held on 5.11.2019. He further informed that the proposal would be placed in front of our Management.
- e. **Entrepreneurship is almost nil:** Members suggested to motivate the students to take up Entrepreneurship by organizing orientation programs. HoD informed that this would be possible under the aegis of New Age Incubation Network – NAIN.

B. Some important Weakness and the Observations in Criteria:

- a. **Understanding of Cos-POs-PSOs in all the stake holders is at average level:** After the elaborate discussion with faculty members, Alumni representatives and students it was decided to organize review / discussion meeting with faculty & students to bring out the clarity of outcomes.
- b. **SFR is lower side:** HoD informed that SFR is improved to 21.6 due to closure of PG program.
- c. **Gap identification & Analysis is to be rigorous:** HoD presented the syllabus of 2018 scheme and members identified the following gaps in the syllabus:

- a. Lab component in programming courses like C++ is missing, which is important to place the students in IT companies

- b. Courses attaining higher level of POs are less. Members suggested organizing skill development programs / Bridge courses / outreaching programs/Hackathons under the banner of Professional Society Chapters to attain higher level POs.

HoD informed that some of the above programs are being planned and he requested Mr. Sunil M D to summarize the Gap Analysis discussed and present the detailed report in the next meeting for final approval.

- d. **Project Lab does not exist:** HoD informed the plan of combining the existing Communication Lab DEC Lab as both the labs would run in Odd and Even Semester independently. The existing Communication Lab in the ground floor would be exclusively facilitated as Project Lab. All the members endorsed this proposal, which was also the suggestion, made by IQAC in the meeting held on 27.8.2019 (Ref: Agenda 6: Resource Optimization).
- e. **Weak and Strong Students Identification process is inadequate:** This aspect was discussed in detail by the members and the faculty members present in the meeting. The following resolution was made:

- a. **Weak Student Identification process:** A student is considered as weak if his performance is less than 60% in all the six courses in a given semester.
- b. **Bright Student identification process:** Bright students are identified based on the performance of the students. Students above distinction or equivalent marks / SGPA are considered as bright.
- f. **All Cos are considered in the class tests:** It was decided to scrutinize the question papers before the class tests to see that COs are uniformly covered in all the tests and all the COs are addressed through tests and other assessments like assignments / Quizzes / Surveys / self study articles etc. Question Paper committee should scrupulously undertake this assignment.
- g. **Outside state interaction is minimal:** HoD presented the resolution of the faculty meeting held on 11.11.2019 and informed that mentors are motivating the students to participate in the activities organized by outside state organizations. All the members agreed this proposal. Further, HoD informed that this has resulted in some good number of student participations in outside state events.
- h. **Less number of Core companies visit the campus:** HoD placed the decisions of the faculty meeting held on 11.11.2019 as below:
 - All the faculty members decided to contact the alumni working in core companies and to plan the following activities:
 - a. Inviting for technical talks
 - b. Inviting as resource persons for delivering the contents of part of the curriculum
 - c. Inviting alumni as judges for hackathons / symposiums
 - d. Experiential sharing
 - e. To coordinate with the placement department to invite core companies where our alumni working.


All the members endorsed this and appreciated the efforts of the department.
- i. **Justification of correlation matrix:** HoD presented the existing correlation matrix. The members gave suggestions of corrections and improvements. During the meeting the responsibility of revising the correlation matrix was given to Mr. Sunil M D and Mr. K V Darhan. It was decided to present the revised correlation matrix in the next DAC meeting for final approval.
- j. **Bench mark of the courses are not properly defined:** This observation was discussed elaborately and decided to endorse the process designed by the program assessment committee of the department and to start adopting this process by the department from 2022 odd semester. It was decided to place the process for ratification in the next meeting.
- k. **Few quality projects and contribution of the projects towards attainment is low:** All the members were of the opinion that the matter should be brain stormed in the separate faculty meeting to come up with the strategies to improve the quality of projects. HoD informed that some meetings were already convened and he informed the members that the improvements would be reported in the next meeting.

Agenda Point 4: Academic Results

Academic results of the 2020 odd semester were presented and the members suggested identifying the poor performers & providing additional coaching classes.

Agenda Point 5: Students Placements

HoD presented the placement details of 2020 batch. Average salary is reported as 3.5 Lakhs. Core company placements needs to be improved. Members suggested approaching the alumni who are working at core companies to assist the placement process.



Agenda Point 6: Quality Improvement Initiatives

HoD presented the following quality improvement initiatives of the department:

1. Organizing skill development activities / student development activities
2. Internship activities is being planned
3. Organizing webinars on recent topics
4. Organizing conferences / workshops / FDPs

The members appreciated the efforts of the department. Members' suggested some possible initiations towards quality academic process, research inputs, applying for research grants etc.

Dr SV Sathyanarayana thanked all the members attended and assured that the suggestions & recommendations would be followed in the academic process.


11.3.21
HoD, ECE & Convenor - DAC

Professor & Head
Dept. of Electronics & Communication Engg
JNN College of Engineering
SHIVAMOGGA-577 204


Dean Academics & Chairman









Page No: 1/1

Department Academic Advisory Committee

5th Meeting held on: 10.3.2021

Attendance Register

No.	Name	Designation	Signature
1.	Dr. Manjunatha P	Dean. Academics & Chairman	
2.	Dr. S.V.Sathyanarayana	Professor & HoD, Convener	
3.	Dr. K V Suresh	Member - External Academician	
4.	Dr. Madhavi	Member - External Academician	
5.	Mr Chandrashekar B G	Member- Industry	online
6.	Mr Venkatesh J S	Member - Industry	online
7.	Pallavi Arora	Member - Alumni	-
8.	Mr Naveen Kogaloor H	Member - Alumni	-
9.	Syed Salman,	Member - Alumni	online
10.	Ranjitha H V	Member - Alumni	online
11.	Mr. Shreepada Adiga	Member	
12.	Ms. Brunda R V	Member	





National Education Society (R.)

J N N College of Engineering, Shivamogga

(Approved by AICTE, New Delhi, Certified by UGC 2f & 12B, Accredited by NAAC-'B', UG programs:CE,ME,EEE,ECE,CSE,ISE,TCE accredited by NBA:1.7.2019 to 30.6.2022,

Recognized by Govt. of Karnataka and Affiliated to VTU, Belagavi)

Department of Electronics & Communication Engineering




Date: 22-11-2021


Faculty Circular

All faculty members are hereby informed to note the following:

1. The CIE marks for the 2018 scheme is to be set for 50 marks and 30 marks for 2017 scheme.
2. Each and every question in the CIE paper should be mapped to the respective Course Outcomes and bloom's Taxonomy Level (BTL).
3. The CIE test paper should be sent for the scrutiny to chairman of the respective group via email two or three days before the date of CIE. Along with email, the scrutiny request should also be sent from the JAMS portal.
4. The scrutinizer should carefully observe the questions and its mapping with the COs and BTLs.
5. Any sort of discrepancies should be immediately brought to the notice of the concerned faculty through the JAMS portal.
6. On successful completion of the scrutiny process, the faculty members should take the signature from the scrutinizer for the hard copy of the CIE paper.
7. The scrutinized CIE paper should be attested by HOD and the same should be maintained in the course file as apart of documentation.
8. The answer scripts should be evaluated within four days after the test and the marks should be uploaded in the JAMS portal.
9. The three CIE tests along with assignments should cover all the COs of the course.


HOD ECE 22.11.21




22.11.21



National Education Society (R.)
J. N. N College of Engineering, Shivamogga
(Approved by AICTE, New Delhi, Certified by UGC 2f & 12B, Accredited by NAAC - 'B',
All 7 UG Programs have been Accredited By National Board Of Accreditation (NBA)
for period 1.7.2019 to 30.6.2022,
Recognized by Govt. of Karnataka and Affiliated to VTU, Belagavi)



Department of Electronics and Communication Engineering


Question Paper Scrutiny Committee

Academic Year: 2021-22(Even)

Date: 10-05-2022

Sl.	Sem	Course	Course Name	Scrutinizer
1	4	18MAT41	Complex Analysis, Probability and Statistical Methods	Dr. Nirmala T
2	4	18EC42	Analog Circuits	Dr. Shetty Pramod Kumar
3	4	18EC43	Control Systems	Mrs. Nalina S B
4	4	18EC44	Engineering Statistics & Linear Algebra	Dr. Sathyanarayana S V
5	4	18EC45	Signals & Systems	Dr. Manjunath P
6	4	18EC46	Microcontroller	Mrs. Ujwala B S
7	4	18CPC49	Constitution of India, Professional Ethics and Cyber Law	Mr. Sunil M D
8	6	18EC61	Digital Communication	Mr. Ajay Betur P
9	6	18EC62	Embedded Systems	Dr. Shetty Pramod Kumar
10	6	18EC63	Microwave & Antennas	Mr. Darshan K V
11	6	18EC643	Data Structures using C++	Mr. Anil Kumar J
12	6	18EC644	Digital System Design using Verilog	Mr. Sunil M D
13	6	18EC646	Python Application Programming	Mrs. Sheela S
14	8	17EC81	Wireless Cellular and LTE 4G Broadband	Mr. Ajay Betur P
15	8	18EC81	Wireless and Cellular Communication	Mr. Ajay Betur P
16	8	17EC82	Fiber Optics & Networks	Mr. Anil Kumar J
17	8	18EC821	Network Security	Dr. Sathyanarayana S V
18	8	18EC824	Optical Communication Networks	Mr. Anil Kumar J
19	8	17EC835	Network and Cyber Security	Dr. Sathyanarayana S V

Signature of Program Co-ordinator
AJAY BETUR P
Asst. Professor, Dept. of ECE,
J N N College of Engineering
Shivamogga - 577 204.



Signature of HOD
Head of the Department
Electronics and Communication
JNNCE, SHIMOGA-577 204



National Education Society (R.)
J. N. N College of Engineering, Shivamogga
(Approved by AICTE, New Delhi, Certified by UGC 2f & 12B, Accredited by NAAC - 'B',
All 7 UG Programs have been Accredited By National Board Of Accreditation (NBA)
for period 1.7.2019 to 30.6.2022,
Recognized by Govt. of Karnataka and Affiliated to VTU, Belagavi)




Department of Electronics and Communication Engineering


Question Paper Scrutiny Committee

Academic Year: 2021-22(Odd)

Date: 09-03-2022



Sl.	Sem	Course	Course Name	Scrutinizer
1	3	18MAT31	Transform Calculus, Fourier Series and Numerical Techniques	Dr. Nirmala T
2	3	18EC32	Network Theory	Dr. Sathyanarayana S V
3	3	18EC33	Electronic Devices	Dr. Manjunath P
4	3	18EC34	Digital System Design	Dr. Sathyanarayana S V
5	3	18EC35	Computer Organization & Architecture	Mr. Ajay Betur P
6	3	18EC36	Power Electronics & Instrumentation	Dr. Shetty Pramod Kumar
7	3	18KAK39	Aadalitha Kannada (Kannada for Administration)	Dr. Sathyanarayana S V
8	3	18KBK39	Balake Kannada	
9	5	18ES51	Technological Innovation Management And Entrepreneurship	Mr. Ajay Betur P
10	5	18EC52	Digital Signal Processing	Dr. Manjunath P
11	5	18EC53	Principles of Communication Systems	Dr. Manjunath P
12	5	18EC54	Information Theory & Coding	Dr. Manjunath P
13	5	18EC55	Electromagnetic Waves	Mr. Darshan K V
14	5	18EC56	Verilog HDL	Mr. Sunil M D
15	5	18CIV59	Environmental Studies	
16	7	17EC71	Microwave and Antennas	Mr. Darshan K V
17	7	18EC71	Computer Networks	Mrs. Ujwala B S
18	7	17EC72	Digital Image Processing	Mrs. Sheela S
19	7	18EC72	VLSI Design	Mr. Sharath S M
20	7	17EC73	Power Electronics	Mrs. Shwetha B
21	7	18EC733	Digital Image Processing	Mrs. Sheela S
22	7	17EC744	Cryptography	Dr. Sathyanarayana S V.
23	7	18EC741	IOT & Wireless Sensor Networks	Dr. Shetty Pramod Kumar
24	7	18EC744	Cryptography	Dr. Sathyanarayana S V
25	7	18EC745	Machine Learning with Python	Mrs. Sheela S
26	7	17EC752	IOT and Wireless Sensor Networks	Dr. Shetty Pramod Kumar
27	7	18EC754	Digital Systems Design using VHDL	Mr. Sunil M D



[Handwritten signature]
J. N. N. College of Engineering
SHIVAMOGGA-577 204.



National Education Society (R.)
J. N. N College of Engineering, Shivamogga
 (Approved by AICTE, New Delhi. Certified by UGC 2f & 128, Accredited by NAAC - 'B',
 All 7 UG Programs have been Accredited By National Board Of Accreditation (NBA)
 for period 17.2019 to 30.6.2022,
 Recognized by Govt. of Karnataka and Affiliated to VTU, Belagavi)




Department of Electronics and Communication Engineering


Question Paper Scrutiny Committee

Academic Year: 2020-21(Even)

Date: 25-05-2021



Sl.	Sem	Course	Course Name	Scrutinizer
1	4	18MAT41	Complex Analysis, Probability and Statistical Methods	Dr. Nirmala T
2	4	18MATDIP41	ADDITIONAL MATHEMATICS - II	Dr. Nirmala T
3	4	18EC42	Analog Circuits	Dr. Shetty Pramod Kumar
4	4	18EC43	Control Systems	Dr. Manjunath P
5	4	18EC44	Engineering Statistics & Linear Algebra	Dr. Sathyanarayana S V
6	4	18EC45	Signals & Systems	Dr. Manjunath P
7	4	18EC46	Microcontroller	Mrs. Ujwala B S
8	4	18CPC49	Constitution of India, Professional Ethics and Cyber Law	Mr. Sunil M D
9	6	17EC61	Digital Communication	Mr. Ajay Betur P
10	6	18EC61	Digital Communication	Mr. Ajay Betur P
11	6	17EC62	ARM Microcontroller & Embedded Systems	Dr. Sathyanarayana S V
12	6	18EC62	Embedded Systems	Dr. Sathyanarayana S V
13	6	17EC63	VLSI Design	Mr. Pradeepa S C
14	6	18EC63	Microwave & Antennas	Mr. Darshan K V
15	6	17EC64	Computer Communication Networks	Mrs. Ujwala B S
16	6	18EC643	Data Structures using C++	Mr. Anil Kumar J
17	6	18EC644	Digital System Design using Verilog	Mr. Sunil M D
18	6	18EC646	Python Application Programming	Mrs. Sheela S
19	6	17EC654	Digital Switching Systems	Mr. Anil Kumar J
20	6	17EC663	Digital System Design using Verilog	Mr. Sunil M D
21	8	17EC81	Wireless Cellular and LTE 4G Broadband	Mr. Ajay Betur P
22	8	17EC82	Fiber Optics & Networks	Mr. Ajay Betur P
23	8	17EC835	Network and Cyber Security	Dr. Sathyanarayana S V



Head of the Department
 Electronics and Communication
 J.N.N. College of Engineering
 SHIMOGGA-577 204.

7/6/2022

Jawaharlal Nehru National College of Engineering Mail - JAMS Update on usage of IA module

K Chinnabhandar <raghuramkc@jnnce.ac.in>, Rajprakash Gowdru <prakashraj06@jnnce.ac.in>, ramesh <ramesh1364@jnnce.ac.in>, Rashmi M Hullama <rashmimh@jnnce.ac.in>, RASHMI R <rashmiinduraj@jnnce.ac.in>, ravidhodddal <ravidhodddal@jnnce.ac.in>, Ravindra S <ravindra@jnnce.ac.in>, RAVISHA NONAVINAKERE <ravishiyengar@jnnce.ac.in>, Roopa B S <roopabs@jnnce.ac.in>, Sabareshwaran S <sabaresh.s@jnnce.ac.in>, Sabeel Ahmed K S <sabil_k@jnnce.ac.in>, Sagar H <sagarhalappa@jnnce.ac.in>, SAMARA MUBEEN <samaramubeen@jnnce.ac.in>, Sandeep B <sandeepb@jnnce.ac.in>, sandhya_r <sandhya_r@jnnce.ac.in>, Sanjeev Kunte <sanjeevkunte@jnnce.ac.in>, Sankhya Nayak <sankhya.nayak@jnnce.ac.in>, SANTHOSH S G <santhoshsgrao@jnnce.ac.in>, SANTHOSHA S <shanbhag82@jnnce.ac.in>, SATHYANARAYANA K B <sathyanarayanakb@jnnce.ac.in>, Sathyanarayana Srinivasa <sathyacse@jnnce.ac.in>, SAYED AFTAB AHAMED <AFIS037@jnnce.ac.in>, Sayyed Johar <sayyedjohar@jnnce.ac.in>, Shanthikiran M <shanthikiranm@jnnce.ac.in>, Shashikiran S <shashikiran@jnnce.ac.in>, Shashikumar M Hiremath <shashi.m.hiremath@jnnce.ac.in>, Shivanandappa N D <nandacng@jnnce.ac.in>, Shwetha H R <shwethahr@jnnce.ac.in>, Smitha S M <smithasm@jnnce.ac.in>, snehitha dedly king NG <nga_ee@jnnce.ac.in>, Soumya Taranath <soumya_kt@jnnce.ac.in>, Sowmya D <sowmyad84@jnnce.ac.in>, SOWMYA GV <gvsowmya@jnnce.ac.in>, Sreenivasa V <srinivasajetty.v@jnnce.ac.in>, SRIKANT CUDVALI <srkac@jnnce.ac.in>, SRIKANT SUGUR <shrikantsugur@jnnce.ac.in>, SRINIVASA MURTHY BILAGA <bvsmurthy@jnnce.ac.in>, Srinivasa Murthy M K <murthyinivas007@jnnce.ac.in>, Sripathi L K <sreepathi@jnnce.ac.in>, SUBHADRA PADAVAGODU <subhadrapss@jnnce.ac.in>, SUDEEP MANOHAR <sudeepmanohar@jnnce.ac.in>, Sugghosh P <sugghoshp@jnnce.ac.in>, Sumathi K <sumathik@jnnce.ac.in>, Sunil M D <mdsunil.dev@jnnce.ac.in>, SUNITHA G P <sunithagpise@jnnce.ac.in>, Surendra_HOD_EEE S <surendra_s@jnnce.ac.in>, Suresh HB <hbs_ee@jnnce.ac.in>, Sushma RB <Sushmarb@jnnce.ac.in>, THASEEN BHASITH <thaseen194@jnnce.ac.in>, Thejaswi Huliyyappa <ahthejaswi@jnnce.ac.in>, Ujwala B S <ujwalaravi2004@jnnce.ac.in>, Umapathi K <umapathi75@jnnce.ac.in>, Veena Vinod <veena.shimoga@jnnce.ac.in>, Veerasha Basavarajappa <veereshakb@jnnce.ac.in>, VidyaShankar SM <vsm_ee@jnnce.ac.in>, VIKRAM VIRUPAKSHAPPA <vikram.rich@jnnce.ac.in>, VIKRAMA D K <vikramadk@jnnce.ac.in>

Hi All,
pfa the usage of IA module which comprises question paper scrutiny, question paper upload, IA split with CO, marks upload and editing. Reports shall be available for download, once marks get entered.
This process is also reflected automatically in HOD, Dean Academic and Principal dashboards.

Further a note on Mentoring:

kindly inform ur allocated mentor students to start using JAMS

URL: <http://jams-jnnce.in>

Students will be redirected to change of passwords which requires OTP, being sent to their registered email id and phone numbers. In case they do not please update their details under Mentoring..

Many students are mailing us for change of phone/emailid and we have asked to contact respective mentors So kindly do the needful

Note on security:

It is highly recommended to all to kindly change your password and dont use default password.

➔ IAModuleUsage.pdf
224K



Dean Infrastructure <dean-infrastructure@jnnce.ac.in>

To: JAMS JNNCE <jams@jnnce.ac.in>

Cc: abhijithn@jnnce.ac.in, akshaymj@jnnce.ac.in, amarappas@jnnce.ac.in, anilsc@jnnce.ac.in, ansp@jnnce.ac.in, arunkumarkl@jnnce.ac.in, ashjavali@jnnce.ac.in,

<https://mail.google.com/mail/u/0/?ik=674759ad48&view=pt&search=all&permthid=thread-F%3A1680403194809167240&siml=msg-F%3A1680403194809167240&siml=msg-F%3A1680424320636478272>

Tue, Oct 13, 2020 at 1:55 PM

JAMS- JNNCE Automation And Management System

Internal Assessment: Faculty Role

Navigation : Academic -> Internal Assessment

1. IA Schedule:
 - IA schedule of all faculty Courses will be displayed
2. IA Process:
 - a. Question Paper Scrutiny
 - b. Configure Question Paper
 - c. Upload IA Marks
 - d. View IA Marks
3. Final IA

a. Question Paper Scrutiny


Prerequisite

- IA must be scheduled by the Department Test Coordinator
- NBA Co-ordinator of Dept. should have mapped the Scrutinizer for the course
- Course Outcomes must be set for the Course

- ✓ Only Scrutiny Process Time Line events are captured in JAMS
- ✓ Question Paper cannot be uploaded in JAMS before completion of the Test Date.
- ✓ Faculty must show the Question Paper to Scrutinizer through Email to make it authentic as date gets recorded in Email.
- ✓ Only Date and Time of submission/approval/rejection and Scrutinizer comments are captured in JAMS.
- ✓ Scrutiny Process must be completed before the Test Date.
- ✓ Question Paper & Scheme can be uploaded in JAMS only after the completion of the Test Date.

1. Click on Question Paper Scrutiny

The screenshot shows the 'Internal Assessments' section of the JAMS system. It features a navigation bar with tabs for 'IA Schedule', 'IA-1', 'IA-2', 'IA-3', and 'Final IA'. Below the navigation bar, there are three main sections: 'Course :', 'Status :', and 'Course Name :'. The 'Course :' section has a dropdown menu showing 'CSE-18CS53-B'. The 'Status :' section has a red button labeled 'QP Scrutiny Pending'. The 'Course Name :' section has a purple button labeled 'Database Management System' and a blue link labeled 'Download Question Paper Template'. At the bottom, there is a button labeled 'Question Paper Scrutiny'.



2. Click on 'Submit for Scrutiny'

Course : CSE-18CS53-B Status : QP Scrutiny Pending Course Name : Database Management System Download Question Paper Template

Question Paper Scrutiny

Scrutinizer	Category	Action
Dr. Chetan K R	First Time Submission	Submit for Scrutiny

Submit the Hard Copy of the Question Paper for Scrutiny to Dr. Chetan K R

SI.No.	Date	Faculty	Role	Action	Category	Comments
Question Paper Not Submitted for Scrutiny						

3. Show the Question Paper to Scrutinizer.
4. Scrutinizer will record their actions.
5. Scrutiny process ends when Scrutinizer Approves the Question Paper.
6. If Rejected then Faculty can resubmit after Modifying the Question Paper.
7. Configure Question Paper/ Upload IA Marks/ View IA Marks functionalities will be enabled only when Question Paper is approved by Scrutinizer.

Course : CSE-18CS53-B Status : IA Marks Not Yet Uploaded Course Name : Database Management System Download Question Paper Template

Question Paper Scrutiny

Configure Question Paper

Upload IA Marks

View IA Marks

b. Configure Question Paper

1. Enter Marks, CO and BTL for the Questions
2. At maximum, 3 sub questions can be set for a question
3. Upload Question Paper and Scheme of Evaluation PDF

Configure Question Paper

Q.No	Marks	CO	BTL	Q.No	Marks	CO	BTL	Q.No	Marks	CO	BTL
1a	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	1b	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	1c	<input type="text"/>	CO1-Ide ▾	<input type="text"/>
2a	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	2b	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	2c	<input type="text"/>	CO1-Ide ▾	<input type="text"/>
3a	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	3b	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	3c	<input type="text"/>	CO1-Ide ▾	<input type="text"/>
4a	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	4b	<input type="text"/>	CO1-Ide ▾	<input type="text"/>	4c	<input type="text"/>	CO1-Ide ▾	<input type="text"/>

Upload Question Paper
 No file chosen

Upload Scheme of Evaluation
 No file chosen

c. Upload IA Marks

1. Download the template excel file
2. Enter the Marks and upload the excel

Upload IA Marks

Select Excel File
 No file chosen

d. View IA Marks


1. After Uploading the IA Marks excel file, Students marks will be visible
2. Individual Student IA marks can be edited
3. Download IA Excel File

*Submission for Question Paper Scrutiny and Configuration of Question Paper can be done by any faculty handling the subject. It will automatically reflect for all other Faculty.

Internal Assessment: Question Paper Scrutinizer Role

Navigation : Academic -> Scrutinize Question Papers

1. Faculty will show the question paper through other means (Not over JAMS)
2. Select the IA number
3. Select the Subject from dropdown
4. Record the Scrutiny Action (Approve/Reject) along with comments
5. If Rejected Faculty can re-submit the Modified Question Paper



Question Paper Scrutiny

Scrutinize

IA : Course : Course Name :

Category	Comments	Action
First Time Submission	<input type="text"/>	<input type="button" value="Approve"/> <input type="button" value="Reject"/>

Sl.No.	Date	Faculty	Role	Action	Category	Comments
1	13-10-2020 00:51:58 AM	Mr. Mohan H G	Course Instructor	Submitted	First Time Submission	